Abstract-Channel engineering of SOI MOSFETs is explored by altering ion implantation without adding any new fabrication steps to the standard CMOS process. The effects of implantation on characteristics important for RF applications, such as transconductance, output resistance, breakdown voltage, are compared. Data show that the best overall RF MOSFET has no body and drain-extension implants.
Introduction
Silicon MOSFETs have been used for RF circuits for their high performance and relatively low power consumption. Most RF circuits are integrated with logic CMOS to provide mixed-signal functions or to realize a compact system on a chip (SOC). High speed and low leakage current are the most critical requirement for logic circuits and they are achieved usually by deep scaling while maintaining a high threshold voltage V T . However, for most RF circuits, in addition to a low gate resistance, a high output resistance, high drive current with high breakdown, and high linearity are desirable.
The requirements for logic and RF MOSFETs are not always the same and in some cases they are even opposite to each other. Although different devices tailored for logic and RF can be optimized separately, added processes may not be compatible and they definitely increase the cost. In this work, we showed that desired RF properties can be obtained by simply modifying channel implants of standard SOI logic MOSFETs without additional masks or process steps.
Processing and implant engineering The n-MOSFETs were fabricated using 150-nm fully depleted (FD) SOI CMOS process with added metal Tgate [1] for RF applications. Poly-Si gate with 2.5-nm gate oxide was used. Standard-and high-V T FETs were implemented using different body implant doses. The source/drain (S/D) extension and halo were implanted before depositing an 85-nm-wide spacer, which was followed by heavy S/D contact implants. Standard Co salicide was used for contacts. The thicknesses for SOI and BOX are 42 and 400 nm, respectively. Body doping of the standard device is around 5×10 17 cm -3 while the unimplanted device is around 1×10 17 cm -3 p-type. The FETs compared in this work have either one of the two body implants or no body implant at all. Deviating from conventional devices, some FETs did not have extension implants for drain, source, or both. Because the same mask was used, no extension implant also means no halo implant. All FETs use the standard S/D contact implant.
Test results The effects of body implant on 150-nm FETs are shown in Fig. 1(a) . As expected, the FET without body implant (NoB) has lower V T , therefore, higher drain current, and is still on at 0-V gate bias, V g . It also shows higher output resistance (R out ) in the saturation region and higher breakdown voltage. Without the body implant, the inversion charge is controlled dominantly by the gate bias and less affected by the drain bias, resulting in a smaller short channel effect (SCE). The peak transconductance (g m ) increases from 506 for the standard FET to 563 μS/μm without the body implant.
For high-V T FETs with higher body doping, as shown in Fig. 1(b) , the R out also increases and this is the conventional approach for SCE reduction. The apparent kink in the I-V plot suggests that the FET is no longer fully depleted and a higher body doping also lowers the drain current I d at the same V g , limiting power handling capability for RF applications. Note that the drain is biased beyond the designed 1.5 V to reveal breakdown characteristics. Even biased below 1.5 V, it is not uncommon to drive the FET into this regime when a large signal is applied, and any sharp decrease in R out will degrade the linearity of RF circuits. Therefore, a high breakdown voltage is highly desirable.
Obviously, a longer effective gate can reduce the SCE and our data show that this can be achieved by eliminating the drain extension implant (NoD) without significant performance degradation. As shown in Fig.  2 (a), the R out and breakdown voltage (V BD ) increase by eliminating the drain extension implant. However, the series resistance and the knee voltage also increase because of higher drain resistance. Similar improvements on R out and breakdown, but without the negative effects, were observed for the FET-NoB-NoD, as shown in Fig.  2(b) . Although the SCE can be further reduced by eliminating both source and drain extension implant (NoSD), the device performance is severely degraded. At absence of source to gate overlap, the g m is lowered by more than 50% (not shown). Figure 3 compares the g m and the subthreshold plots of the standard FET with and without both body and drain extension implants. Compared to the standard FET, the FET-NoB-NoD shows more than 12% increase in g m which peaks at lower V g , characteristics favored for RF.
Lack of body implant results in a higher subthreshold swing (SS), 99.5 vs. 70.7 mV/dec for the standard FET at V d = 1.5V, and higher leakage current at 0 V. However, unlike for logic circuits, these parameters are often not as important for RF devices. Table I summarizes the effects of various channel implants on the DC device parameters. The results suggest that the FET-NoB-NoD has the most desirable properties as an RF device.
On-wafer scattering (S) parameters were measured and Fig. 4 compares the effects of channel engineering on the f T and f max . MOSFETs with 180-nm gate are compared because of completeness of the implant splits and similar trend is observed for 150-nm devices. In this measurement, V d is kept at 1.5 V while varying V g and the highest f T and f max are shown. The f T increases with g m and it peaks at the V g coinciding with that for maximum g m . The data show that the FET-NoB has the highest f T because of the highest g m . However, the f max actually suffers slightly from a lower R out . Despite a lower f T , absence of the drain extension implant increases R out and decreases overlapping capacitance, resulting in a large increase in f max . Figure 5 shows similar improvement for 150-nm gate FETs which has a higher f T than those with 180 nm gate. The highest f max measured is 119 GHz, a 20% increase compared to a standard FET. A combination of no body and drain extension implant provides the best overall RF performance. Although not shown here, in this work, we also found that the FET always degrades with increasing total gate width. Therefore, for the same drive current and power of RF circuits, smaller total gate width is desirable which also favors the FETs without body implant. Summary Our results demonstrate that by simply changing the implants in the channel of a FDSOI MOSFET, both DC and RF performance can be improved and such optimization can be easily integrated into the standard logic CMOS. The best f T can be achieved by eliminating the body implant while the highest f max is obtained by also eliminating the drain, but not source, extension and halo implants. 1.E-11
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